This paper mainly explores how oversampling and feedback can be employed in high-resolution modulators to extend the signal bandwidth into the range of megahertz, where oversampling ratio is constrained. A 2-1 cascaded multi-bit architecture suitable for broad-band applications is presented, and a linearization technique referred to as partitioned data weighted averaging (DWA) is introduced to suppress in-band digital-to-analog converter (DAC) errors.
INTRODUCTION
Because of their outstanding linearity, oversampling converters have become a popular technique for data conversion [1] . However, due to the nature of oversampling, these converters are much slower than their Nyquist-rate counterparts. Hence, the application of sigma-delta modulator are usually used to low-speed high-linearity applications such as digital audio. By combining oversampling and feedback to shape the quantization noise, sigma-delta modulators provide an efficient means of exchanging speed for accuracy [2, 3] .
In order to improve performace of sigma-delta modulator, we mainly have three techniques: oversampling, noise shaping and multi-bit quantizer. As shown in Eqn. (1) , SNR [4] can be written as ( )
where OSR is oversampling ratio, L is order of modulator and B is the number of bits in quantizer. Obviously, the SNR is determined by L, B, and OSR and for a wide bandwidth application such as WLAN receiver, OSR and L cannot be made higher for the consideration of high sampling frequency, circuit complexity and power dissipation. In the design, an OSR of 16 and L of 3 have been chosen as a trade-off between the sampling frequency and the given bandwidth. Then the resolution B determines the performance of the modulator since OSR and L have been determined. For a wireless communication system, the minimum dynamic range of 50 to 70 dB for a 1MHz bandwidth is required. To reach the required specification, 4-bit quantizers should be used for both stages. This paper is organized as follows: section 1 is the introduction. Section 2 presents single loop sigma-delta modulator. Section 3 designs a MASH 2-1 multi-bit sigma-delta modulator. The non-ideal factors in modualtor and non-linearities of DAC(digital to analog converter) are respectively discussed in section 4 and section 5. Finally, section 6 concludes the paper.
SINGLE LOOP MULTI-BIT SIGMA-DELTA MODULATOR
In one form of single-stage modulator that shapes the noise by a multiple-order noise difference, the noise shaping filter consists of a series of integrators nested within multiple feedback loops [2] . The number of integrators in the forward path defines the order of differential noise shaping provided by the modulator. Shown in Fig.1 is a 2 nd -order multi-bit sigma-delta modulator. In the structure, oversampling and negative feedback are used to shape the spectrum of the quantization noise, moving most of the noise energy to frequency above the signal baseband. Assuming that DAC is ideal, each node of modulator can be written as ( ) ( ) ( ) ( ) ( )
where are respectively the first integrator and the second integrator output, while X(z) and E(Z) are respectively the input signal and the quantization noise. The final output of sigma-delta modulator can be given by
where is the 2 ( )
-order noise transfer function(NTF). Obviously, the quantization noise is shaped by the 2 nd -order filtering function. Fig.1 . 2-order single bit sigma-delta modulator However, with the order of single-loop modulator increasing, it will bring stability issues [5] . Once one of integrators'output is high, the input to quantizer will be high, which will result in quantizer overload and modulator performance degradation. In order to solve overloading issues, we will employ cascaded achitechture of sigma-delta modulator.
DESIGN OF 2-1 CASCADED 4-BIT SIGMA-DELTA MODULATOR
Corresponding to a single-loop sigma-delta modulator is cascaded or MASH(multi-stage noise shaping) sigma-delta modulator. For a given oversampling ratio, the resolution of sigma-delta modulator can be increased by increasing the order of the noise shaping. This can be accomplished, without concern for stability, by cascading several modulator stages, each of which combines a single quantizer with first or second order noise shaping. As shown in Fig.2 , it consists of two low-order modulator and a digital cancellation logic circuit. Using 1 st -order or 2 nd -order in ecch stage in modulator, it can avoid instability issues caused by high order modulation [3] . Fig.2 . MASH 2-1 multi-bit sigma-delta modulator In the MASH achitecture, the next stage only processes quantization noise from the last stage and then offset the last stage quantization noise by digital noise cancellation logic. So the final output from modulator only contains input signal and the final stage quantization noise which suffers from high order noise shaping. Its noise shaping order is equal to the number of integrators in the sigma-delta modulator. From Fig.2 we can also see that the first stage is a 2 nd -order modulator and the second stage is a 1 st -order modulator. The output of both stages can be respectively written as
where are respectively the output of the 1 stage and 2 nd -stage, ( ) X Z is the input signal and ( ) ( ) 
where are respectively the first stage and the second stage digital circuit transfer functions. We assume that ( ) ( )
from Eqn. (6), (7),(8),(9), the final output of modulator Y(z) can be given by
From equation (10), we can see that the output signal of modulator only contains of input signal X(Z) without any attenuation and the second stage quantization noise ( ) 2 
E
with 3 Z rd -order noise shaping. However, the first stage quantization noise ( ) 1 E Z has been offset by the digital cancellation logic. Simulation results show that when the input signal level is -3dBFS, bandwidth is 1MHz, 16 times oversampling ratio in the case, the SNDR up to 78.2dB, as shown in Fig.3 . Fig.3 PSD of ideal MASH 2-1 4-bit sigma-delta modulator
NON-IDEALITIES FOR SIGMA-DELTA ADC
Cascaded switched-capacitor implementation of the modulator, in addition to quantization noise, there are many non-ideal factors [6] and sources of error limit the performance of sigma-delta modulator.
A. Clock Jitter
The error introduced when a sinusoidal signal with amplitude A and frequency f in is sampled at an instant [6] which is in error by an amount δ us given by 
B. Integrator Noise
Because of the large low-frequency gain of the first Integrator, the integrator noise mainly contains thermal noise(KT/C) associated to the sampling switches and the intrinsic noise of the operational amplifier [6] . Simulink models of KT/C noise and Op-Amp noise are respectively shown in Fig.5, Fig.6 . 
C. Integrator Non-Idealities
The non-ideal effect is a consequence of the op-amp non-idealities, namely finite gain and bandwidth, slew rate and saturation voltages [6] . These will be shown in Fig.7 . The limited gain at low-frequencies increases the in-band noise. Using the saturation block inside the feedback loop of integrator is to avoid quantizer overloading.
From the above discussion, the non-ideal simulink model of MASH 2-1 sigma-delta modulator is shown in Fig.8 . According to parameters of tabe 1, simulation result shows that for a 1 MHz signal bandwidth, the non-ideal MASH 2-1 4-bit sigma-delta modulator can achieve 46.5-dB SNDR at a 24-Msample/s Nyquist conversion rate with an oversampling ratio of 16, as shown in Fig.9 . 
DWA FOR MULTI-BIT DAC
Good attenuation of DAC noise due to component mismatch is provided by the data-weighted averaging(DWA) algorithm [7] , which can achieve first-order DAC noise shaping [7] . In DWA algorithms, the DAC output value is the sum of unit DAC elements that are chosen cyclically. Cyclical selection ensures that the mismatch error is averaged out as fast as possible, as shown in Fig.10 . [7] . So the final output of modulator can be given by (13) ( ) ( ) ( ) ( ) ( ) ( )
is the multi-bit DAC mismatch error. Fig.11 Simulink model of MASH 2-1 multi-bit sigma-delta modulator with DWA Simulation result reveals that the DWA algorithm with the MASH 2-1 4-bit sigma-delta modulator can achieve nearly perfect first-order DAC noise shaping in the baseband and on the average, 6dB improved SNDR, as shown in Fig.12 . Fig.12 Comparison between DWA and NON-DWA for 2-1cascaded 4-bit sigma-delta modulator
CONCLUSION
Cascaded sigma-delta modulators offer a method of achieving high-resolution A/D conversion without the stability problems associated with modulators that embed a third or higher order noise shaping filter and a single quantizer within one or more nested feedback loops. In this paper, based on MATLAB/SIMULINK tools the behavioral model of MASH 2-1 modulator is constructed, the proposed sigma-delta modulator can achieve 52.5-dB SNDR at a 24-Msample/s Nyquist conversion rate with an oversampling ratio of 16. It can be seen that the modulator model above mentioned is effective [6] , which also can be used for analysis on the structure performance of sigma-delta modulator.
